

Appl. No. 09/437,006
Amdt. dated August 21, 2003
Reply to Office Action of May 27, 2003

Amendments to the Claims

1. *(Previously Amended)* A process of forming a semiconductor device, comprising:
forming at least one device layer over a wafer surface;
providing a mask over a portion of the device layer; and
using a plasma-etch using first and second etching chemistries, and selectively etching into the device layer to form a pillar structure having at least one sidewall, the selective etching including use of nitrogen in an amount less than about ten percent of gas flow in a second etching chemistry, as part of the plasma etch in the second chemistry.

Claim 2 (*Cancelled*)

3. *(Original)* A process of forming a semiconductor device, according to claim 1, wherein the second chemistry includes nitrogen in an amount less than about two percent of gas flow in the second chemistry.

4. *(Previously Amended)* A process of forming a semiconductor device, according to claim 1, wherein the second chemistry includes a diluted gas mixture of nitrogen.

5. *(Original)* A process of forming a semiconductor device, according to claim 1, wherein the device layer is polysilicon, and the second chemistry includes in an amount less than about ten percent of gas flow in the second chemistry.

6. *(Original)* A process of forming a semiconductor device, according to claim 5, wherein the mask is a hardmask, and the first chemistry includes one of HBr/ Cl₂, HBr/HCl, or HBr/ Cl₂/ Cl₄.

7. *(Currently Amended)* A process, according to claim 6, wherein the first chemistry further includes ~~the first chemistry also includes~~ a selectivity booster.

8. *(Original)* A process of forming a semiconductor device, comprising:

Appl. No. 09/437,006
Amdt. dated August 21, 2003
Reply to Office Action of May 27, 2003

forming at least one device layer over an underlying dielectric layer, the device layer and the underlying dielectric layer being over a wafer surface;

providing a mask over a portion of the device layer;

a step of using a plasma-etch of a first chemistry and selectively etching into the device layer for a function of forming a pillar structure having at least one sidewall; and

after the step of using the first chemistry, using a step of using a plasma-etch of a different second chemistry that includes less than about ten percent nitrogen of gas flow in the second chemistry for a function of completing the selective etching upon etching up to the underlying dielectric layer.

9. (Original) A process, according to claim 8, wherein the device layer includes at least one of: a layer of polysilicon; and an anti-reflective coating on a layer of polysilicon.

10. (Original) A process, according to claim 8, wherein the device layer is polysilicon and the pillar structure is a gate electrode.

11. (Original) A process, according to claim 10, wherein the mask is a hardmask.

12. (Original) A process, according to claim 11, wherein the mask is formed using SiON.

13. (Original) A process, according to claim 12, wherein the first chemistry includes HBr/Cl₂ and a selectivity booster.

14. (Original) A process, according to claim 12, wherein the first chemistry includes at least one of HBr/Cl₂ and HBr/ Cl₂/ Cl₄

15. (Original) A process, according to claim 14, wherein the second chemistry includes nitrogen in an amount less than about ten percent of gas flow in the second chemistry, and wherein the second chemistry includes a diluted gas mixture of nitrogen.

Appl. No. 09/437,006
Amtd. dated August 21, 2003
Reply to Office Action of May 27, 2003

16. *(Original)* A process, according to claim 8, wherein the second chemistry includes nitrogen in an amount less than about two percent of gas flow in the second chemistry.
17. *(Original)* A process, according to claim 8, wherein the second chemistry includes nitrogen in an amount less than about ten percent of gas flow in the second chemistry.
18. *(Original)* A process of forming a semiconductor device, comprising:
forming at least one gate electrode layer over a gate oxide, the gate oxide being above a wafer surface;
providing a hardmask over a portion of the device layer;
using a plasma-etch of a first chemistry that includes HBr and selectively etching into the device layer to form a pillar structure having at least one sidewall;
after using the first chemistry, using a plasma-etch of a different second chemistry that includes HBr and nitrogen and selectively etching into the device layer to form a pillar structure having at least one sidewall, the second chemistry including nitrogen in an amount less than about ten percent of gas flow of the second chemistry; and
terminating the use of a plasma-etch of the second chemistry in response to reaching the gate oxide.
19. *(Original)* A process, according to claim 18, wherein the first chemistry includes one of HBr/ Cl₂, HBr/HCl, or HBr/ Cl₂/ Cl₄, and also includes a selectivity booster.
20. *(Original)* A process, according to claim 18, wherein the first chemistry includes HBr/ Cl₂ and He-O₂.
21. *(Original)* A process, according to claim 18, wherein the second chemistry includes a diluted gas mixture of nitrogen.